



# TPS3306-15-Q1, TPS3306-18-Q1, TPS3306-20-Q1, TPS3306-25-Q1, TPS3306-33-Q1 DUAL PROCESSOR SUPERVISORY CIRCUITS WITH POWER FAIL

SGLS241B – MARCH 2004 – REVISED APRIL 2008

## description (continued)

The various supervisory circuits are designed to monitor the nominal supply voltage, as shown in the following supply-voltage monitoring table.

SUPPLY-VOLTAGE MONITORING

| DEVICE     | NOMINAL SUPERVISED VOLTAGE |        | THRESHOLD VOLTAGE (TYP) |        |
|------------|----------------------------|--------|-------------------------|--------|
|            | SENSE1                     | SENSE2 | SENSE1                  | SENSE2 |
| TPS3306-15 | 3.3 V                      | 1.5 V  | 2.93 V                  | 1.4 V  |
| TPS3306-18 | 3.3 V                      | 1.8 V  | 2.93 V                  | 1.68 V |
| TPS3306-20 | 3.3 V                      | 2 V    | 2.93 V                  | 1.85 V |
| TPS3306-25 | 3.3 V                      | 2.5 V  | 2.93 V                  | 2.25 V |
| TPS3306-33 | 5 V                        | 3.3 V  | 4.55 V                  | 2.93 V |

During power on,  $\overline{\text{RESET}}$  is asserted when the supply voltage,  $V_{DD}$ , becomes higher than 1.1 V. Thereafter, the supervisory circuits monitor the SENSEn inputs and keep  $\overline{\text{RESET}}$  active as long as SENSEn remains below the threshold voltage,  $V_{IT}$ .

An internal timer delays the return of the  $\overline{\text{RESET}}$  output to the inactive state (high) to ensure proper system reset. The delay time,  $t_{d(\text{typ})} = 100 \text{ ms}$ , starts after SENSE1 and SENSE2 inputs have risen above  $V_{IT}$ . When the voltage at SENSE1 or SENSE2 input drops below the  $V_{IT}$ , the output becomes active (low) again.

The integrated power-fail (PFI) comparator with separate open-drain ( $\overline{\text{PFO}}$ ) output can be used for low-battery detection, power-fail warning, or for monitoring a power supply other than the main supply.

The TPS3306-xx devices integrate a watchdog timer that is periodically triggered by a positive or negative transition of the watch-dog timer (WDI). When the supervising system fails to retrigger the watchdog circuit within the time-out interval,  $t_{t(\text{out})} = 0.50 \text{ s}$ ,  $\overline{\text{RESET}}$  becomes active for the time period  $t_d$ . This event also reinitializes the watchdog timer. Leaving WDI unconnected disables the watchdog.

The TPS3306-xx devices are available in standard 8-pin SO packages.

The TPS3306-xxQ family is characterized for operation over a temperature range of  $-40^\circ\text{C}$  to  $125^\circ\text{C}$ .

AVAILABLE OPTIONS†

| T <sub>A</sub>                             | PACKAGED DEVICES‡ |                 | TOP-SIDE MARKING |
|--|-------------------|-----------------|------------------|
|  | SMALL OUTLINE (D) |                 |                  |
| $-40^\circ\text{C}$ to $125^\circ\text{C}$ | Tape and reel     | TPS3306-15QDRQ1 | 615Q1            |
|  | Tape and reel     | TPS3306-18QDRQ1 | 618Q1            |
|  | Tape and reel     | TPS3306-20QDRQ1 | 620Q1            |
|  | Tape and reel     | TPS3306-25QDRQ1 | 625Q1            |
|  | Tape and reel     | TPS3306-33QDRQ1 | 633Q1            |

† For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at <http://www.ti.com>.

‡ Package drawings, thermal data, and symbolization are available at <http://www.ti.com/packaging>.



# TPS3306-15-Q1, TPS3306-18-Q1, TPS3306-20-Q1, TPS3306-25-Q1, TPS3306-33-Q1 DUAL PROCESSOR SUPERVISORY CIRCUITS WITH POWER FAIL


SGLS241B – MARCH 2004 – REVISED APRIL 2008

FUNCTION/TRUTH TABLES

| SENSE1 > V <sub>IT1</sub> | SENSE2 > V <sub>IT2</sub> | $\overline{\text{RESET}}$ |
|---------------------------|---------------------------|---------------------------|
| 0                         | 0                         | L                         |
| 0                         | 1                         | L                         |
| 1                         | 0                         | L                         |
| 1                         | 1                         | H                         |

| PFI > V <sub>IT</sub> | $\overline{\text{PFO}}$ | TYPICAL DELAY |
|-----------------------|-------------------------|---------------|
| 0→1                   | L→H                     | 0.5 μs        |
| 1→0                   | H→L                     | 0.5 μs        |


## functional block diagram



# TPS3306-15-Q1, TPS3306-18-Q1, TPS3306-20-Q1, TPS3306-25-Q1, TPS3306-33-Q1 DUAL PROCESSOR SUPERVISORY CIRCUITS WITH POWER FAIL

SGLS241B – MARCH 2004 – REVISED APRIL 2008

## timing diagram



## Terminal Functions

| TERMINAL NAME | NO. | I/O | DESCRIPTION                              |
|---------------|-----|-----|--|
| GND           | 4   | I   | Ground                                   |
| PFI           | 3   | I   | Power-fail comparator input              |
| PFO           | 6   | O   | Power-fail comparator output, open drain |
| RESET         | 5   | O   | Active-low reset output, open drain      |
| SENSE1        | 1   | I   | Sense voltage 1                          |
| SENSE2        | 2   | I   | Sense voltage 2                          |
| WDI           | 7   | I   | Watchdog timer input                     |
| VDD           | 8   | I   | Supply voltage                           |

## detailed description

### watchdog

In a microprocessor- or DSP-based system, it is not only important to supervise the supply voltage, it is also important to ensure correct program execution. The task of a watchdog is to ensure that the program is not stalled in an indefinite loop. The microprocessor, microcontroller, or DSP has to typically toggle the watchdog input (WDI) within 0.8 s to avoid a time-out occurring. Either a low-to-high or a high-to-low transition resets the internal watchdog timer. If the input is unconnected or tied with a high-impedance driver, the watchdog is disabled and is retriggered internally.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**saving current while using the watchdog**

WDI is internally driven low during the first 7/8 of the watchdog time-out period, then momentarily pulses high, resetting the watchdog counter. For minimum watchdog input current (minimum overall power consumption), leave WDI low for the majority of the watchdog time-out period, pulsing it low-high-low once within 7/8 of the watchdog time-out period to reset the watchdog timer. If, instead, WDI is externally driven high for the majority of the time-out period, a current of  $5\text{ V}/40\text{ k}\Omega \approx 125\text{ }\mu\text{A}$  can flow into WDI.





Figure 1. Watchdog Timing

**power-fail comparator (PFI and PFO)**

An additional comparator is provided to monitor voltages other than the nominal supply voltage. The power-fail-input (PFI) is compared with an internal voltage reference of 1.25 V. If the input voltage falls below the power-fail threshold ( $V_{PFI}$ ) of 1.25 V (typ), the power-fail output ( $\overline{PFO}$ ) goes low. If  $\overline{PFO}$  goes above 1.25 V plus about 10-mV hysteresis, the output returns to high. By connecting two external resistors, it is possible to supervise any voltages above 1.25 V. The sum of both resistors should be approximately 1 M $\Omega$ , to minimize power consumption and also to ensure that the current in the PFI pin can be neglected compared with the current through the resistor network. The tolerance of the external resistors should be not more than 1% to ensure minimal variation of sensed voltage. If the power-fail comparator is unused, connect PFI to ground and leave  $\overline{PFO}$  unconnected.

$$V_{PFI,trip} = 1.25\text{ V} \times \frac{R_1 + R_2}{R_2}$$



# TPS3306-15-Q1, TPS3306-18-Q1, TPS3306-20-Q1, TPS3306-25-Q1, TPS3306-33-Q1 DUAL PROCESSOR SUPERVISORY CIRCUITS WITH POWER FAIL

SGLS241B – MARCH 2004 – REVISED APRIL 2008

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

|  |                              |
|--|------------------------------|
| Supply voltage (see Note1): $V_{DD}$ .....                           | 7 V                          |
| All other pins .....   | -0.3 V to 7 V                |
| Maximum low output current, $I_{OL}$ .....                           | 5 mA                         |
| Maximum high output current, $I_{OH}$ .....                          | -5 mA                        |
| Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{DD}$ ) .....  | $\pm 20$ mA                  |
| Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{DD}$ ) ..... | $\pm 20$ mA                  |
| Continuous total power dissipation .....                             | See Dissipation Rating Table |
| Operating free-air temperature range, $T_A$ .....                    | -40°C to 125°C               |
| Storage temperature range, $T_{stg}$ .....                           | -65°C to 150°C               |
| Soldering temperature .....  | 260°C                        |

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to GND. For reliable operation, the device must not be operated at 7 V for more than  $t = 1000$  h continuously.

DISSIPATION RATING TABLE

| PACKAGE | $T_A \leq 25^\circ\text{C}$<br>POWER RATING | DERATING FACTOR<br>ABOVE $T_A = 25^\circ\text{C}$ | $T_A = 70^\circ\text{C}$<br>POWER RATING | $T_A = 85^\circ\text{C}$<br>POWER RATING |
|---------|---|---|--|--|
| D       | 725 mW                                      | 5.8 mW/°C   | 464 mW                                   | 377 mW                                   |

## recommended operating conditions at specified temperature range

|   | MIN                 | MAX                           | UNIT |
|---|---------------------|-------------------------------|------|
| Supply voltage, $V_{DD}$                    | 2.7                 | 6                             | V    |
| Input voltage at WDI and PFI, $V_I$         | 0                   | $V_{DD} + 0.3$                | V    |
| Input voltage at SENSE1 and SENSE2, $V_I$   | 0                   | $(V_{DD} + 0.3)V_{IT}/1.25$ V | V    |
| High-level input voltage at WDI, $V_{IH}$   | $0.7 \times V_{DD}$ |                               | V    |
| Low-level input voltage at WDI, $V_{IL}$    |                     | $0.3 \times V_{DD}$           | V    |
| Operating free-air temperature range, $T_A$ | -40                 | 125                           | °C   |



# TPS3306-15-Q1, TPS3306-18-Q1, TPS3306-20-Q1, TPS3306-25-Q1, TPS3306-33-Q1 DUAL PROCESSOR SUPERVISORY CIRCUITS WITH POWER FAIL

SGLS241B – MARCH 2004 – REVISED APRIL 2008

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

| PARAMETER                           |   | TEST CONDITIONS   | MIN   | TYP  | MAX  | UNIT |    |
|-------------------------------------|---|---|---|------|------|------|----|
| V <sub>OL</sub>                     | Low-level output voltage                            | V <sub>DD</sub> = 2.7 V to 6 V, I <sub>OL</sub> = 20 μA         |   |      | 0.2  | V    |    |
|                                     |   | V <sub>DD</sub> = 3.3 V, I <sub>OL</sub> = 2 mA                 |   |      | 0.4  |      |    |
|                                     |   | V <sub>DD</sub> = 6 V, I <sub>OL</sub> = 3 mA                   |   |      | 0.4  |      |    |
| Power-up reset voltage (see Note 2) |   | V <sub>DD</sub> ≥ 1.1 V, I <sub>OL</sub> = 20 μA                |   |      | 0.4  | V    |    |
| V <sub>IT</sub>                     | Negative-going input threshold voltage (see Note 3) | V <sub>DD</sub> = 2.7 V to 6 V, T <sub>A</sub> = -40°C to 125°C |   | 1.35 | 1.4  | 1.44 | V  |
|                                     |   |   |   | 1.62 | 1.68 | 1.74 |    |
|                                     |   |   |   | 1.79 | 1.85 | 1.91 |    |
|                                     |   |   |   | 2.18 | 2.25 | 2.34 |    |
|                                     |   |   |   | 2.84 | 2.93 | 3.04 |    |
|                                     |   |   |   | 4.44 | 4.55 | 4.68 |    |
|                                     |   | PFI   |   | 1.2  | 1.25 | 1.3  |    |
| V <sub>hys</sub>                    | Hysteresis  | PFI   | V <sub>IT</sub> = 1.25 V                                      |      | 10   | mV   |    |
|                                     |   | VSENSE <sub>n</sub>   | V <sub>IT</sub> = 1.4 V                                       |      | 15   |      |    |
|                                     |   |   | V <sub>IT</sub> = 1.68 V                                      |      | 15   |      |    |
|                                     |   |   | V <sub>IT</sub> = 1.86 V                                      |      | 20   |      |    |
|                                     |   |   | V <sub>IT</sub> = 2.25 V                                      |      | 20   |      |    |
|                                     |   |   | V <sub>IT</sub> = 2.93 V                                      |      | 30   |      |    |
|                                     |   |   | V <sub>IT</sub> = 4.55 V                                      |      | 40   |      |    |
| I <sub>H(AV)</sub>                  | Average high-level input current                    | WDI   | WDI = V <sub>DD</sub> = 6 V, Time average (dc = 88%)          |      | 100  | 150  | μA |
| I <sub>L(AV)</sub>                  | Average low-level input current                     | WDI   | WDI = 0 V, V <sub>DD</sub> = 6 V, Time average (dc = 12%)     |      | -15  | -20  | μA |
| I <sub>H</sub>                      | High-level input current                            | WDI   | WDI = V <sub>DD</sub> = 6 V                                   |      | 120  | 170  | μA |
|                                     |   | SENSE1  | V <sub>SENSE1</sub> = V <sub>DD</sub> = 6 V                   |      | 5    | 10   |    |
|                                     |   | SENSE2  | V <sub>SENSE2</sub> = V <sub>DD</sub> = 6 V                   |      | 6    | 10   |    |
| I <sub>L</sub>                      | Low-level input current                             | WDI   | WDI = 0 V, V <sub>DD</sub> = 6 V                              |      | -120 | -170 | μA |
| I <sub>I</sub>                      | Input current                                       | PFI   | V <sub>DD</sub> = 6 V, 0 V ≤ V <sub>I</sub> ≤ V <sub>DD</sub> |      | -30  | 30   | nA |
| I <sub>DD</sub>                     | Supply current                                      |   |   |      | 15   | 40   | μA |
| C <sub>i</sub>                      | Input capacitance                                   |   | V <sub>I</sub> = 0 V to V <sub>DD</sub>                       |      | 10   |      | pF |

NOTES: 2. The lowest supply voltage at which RESET becomes active. t<sub>r</sub>, V<sub>DD</sub> ≥ 15 μs/V.  
3. To ensure best stability of the threshold voltage, a bypass capacitor (ceramic 0.1 μF) should be placed close to the supply terminals.

**timing requirements at V<sub>DD</sub> = 2.7 V to 6 V, R<sub>L</sub> = 1 MΩ, C<sub>L</sub> = 50 pF, T<sub>A</sub> = 25°C**

| PARAMETER      |                    | TEST CONDITIONS  | MIN | MAX | UNIT |
|----------------|--------------------|--|-----|-----|------|
| t <sub>w</sub> | SENSE <sub>n</sub> | V <sub>SENSEnL</sub> = V <sub>IT</sub> - 0.2 V, V <sub>SENSEnH</sub> = V <sub>IT</sub> + 0.2 V | 6   |     | μs   |
|                | WDI                | V <sub>IH</sub> = 0.7 × V <sub>DD</sub> , V <sub>IL</sub> = 0.3 × V <sub>DD</sub>              | 100 |     | ns   |



# TPS3306-15-Q1, TPS3306-18-Q1, TPS3306-20-Q1, TPS3306-25-Q1, TPS3306-33-Q1 DUAL PROCESSOR SUPERVISORY CIRCUITS WITH POWER FAIL

SGLS241B – MARCH 2004 – REVISED APRIL 2008

switching characteristics at  $V_{DD} = 2.7\text{ V to }6\text{ V}$ ,  $R_L = 1\text{ M}\Omega$ ,  $C_L = 50\text{ pF}$ ,  $T_A = 25^\circ\text{C}$

| PARAMETER   | FROM (INPUT) | TO (OUTPUT)               | TEST CONDITIONS  | MIN | TYP | MAX | UNIT          |
|---|--------------|---------------------------|--|-----|-----|-----|---------------|
| $t_{t(out)}$ Watchdog time-out                                |              |                           | $V_{I(SENSEn)} \geq V_{IT} + 0.2\text{ V}$ ,<br>See timing diagram     | 0.5 | 0.8 | 1.2 | s             |
| $t_d$ Delay time  |              |                           | $V_{I(SENSEn)} \geq V_{IT} + 0.2\text{ V}$ ,<br>See timing diagram     | 70  | 100 | 140 | ms            |
| $t_{PHL}$ Propagation (delay) time, high- to low-level output | SENSEn       | $\overline{\text{RESET}}$ | $V_{IH} = V_{IT} + 0.2\text{ V}$ ,<br>$V_{IL} = V_{IT} - 0.2\text{ V}$ |     | 1   | 5   | $\mu\text{s}$ |
| $t_{PHL}$ Propagation (delay) time, high- to low-level output | PFI          | $\overline{\text{PFO}}$   |  |     | 0.5 | 1   | $\mu\text{s}$ |
| $t_{PLH}$ Propagation (delay) time, low- to high-level output |              |                           |  |     |     |     |               |

## TYPICAL CHARACTERISTICS




Figure 2




Figure 3



TYPICAL CHARACTERISTICS




Figure 4




Figure 5




Figure 6

**PACKAGING INFORMATION**

| Orderable Device  | Status <sup>(1)</sup> | Package Type | Package Drawing | Pins | Package Qty | Eco Plan <sup>(2)</sup> | Lead/Ball Finish | MSL Peak Temp <sup>(3)</sup> |
|-------------------|-----------------------|--------------|-----------------|------|-------------|-------------------------|------------------|------------------------------|
| TPS3306-15QDRG4Q1 | ACTIVE                | SOIC         | D               | 8    | 2500        | Green (RoHS & no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM           |
| TPS3306-15QDRQ1   | ACTIVE                | SOIC         | D               | 8    | 2500        | Pb-Free (RoHS)          | CU NIPDAU        | Level-2-260C-1 YEAR          |
| TPS3306-18QDRG4Q1 | ACTIVE                | SOIC         | D               | 8    | 2500        | Green (RoHS & no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM           |
| TPS3306-18QDRQ1   | ACTIVE                | SOIC         | D               | 8    | 2500        | Pb-Free (RoHS)          | CU NIPDAU        | Level-2-260C-1 YEAR          |
| TPS3306-20QDRG4Q1 | ACTIVE                | SOIC         | D               | 8    | 2500        | Green (RoHS & no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM           |
| TPS3306-20QDRQ1   | ACTIVE                | SOIC         | D               | 8    | 2500        | Pb-Free (RoHS)          | CU NIPDAU        | Level-2-260C-1 YEAR          |
| TPS3306-25QDRG4Q1 | ACTIVE                | SOIC         | D               | 8    | 2500        | Green (RoHS & no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM           |
| TPS3306-25QDRQ1   | ACTIVE                | SOIC         | D               | 8    | 2500        | Pb-Free (RoHS)          | CU NIPDAU        | Level-2-260C-1 YEAR          |
| TPS3306-33QDRG4Q1 | ACTIVE                | SOIC         | D               | 8    | 2500        | Green (RoHS & no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM           |
| TPS3306-33QDRQ1   | ACTIVE                | SOIC         | D               | 8    | 2500        | Pb-Free (RoHS)          | CU NIPDAU        | Level-2-260C-1 YEAR          |

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBsolete:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF TPS3306-15-Q1, TPS3306-18-Q1, TPS3306-20-Q1, TPS3306-25-Q1, TPS3306-33-Q1 :**


- Catalog: [TPS3306-15](#), [TPS3306-18](#), [TPS3306-20](#), [TPS3306-25](#), [TPS3306-33](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

D (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - $\triangle C$  Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.
  - $\triangle D$  Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.
  - E. Reference JEDEC MS-012 variation AA.

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

### Products

|                             |  |
|-----------------------------|--|
| Amplifiers                  | <a href="http://amplifier.ti.com">amplifier.ti.com</a>             |
| Data Converters             | <a href="http://dataconverter.ti.com">dataconverter.ti.com</a>     |
| DSP                         | <a href="http://dsp.ti.com">dsp.ti.com</a>                         |
| Clocks and Timers           | <a href="http://www.ti.com/clocks">www.ti.com/clocks</a>           |
| Interface                   | <a href="http://interface.ti.com">interface.ti.com</a>             |
| Logic                       | <a href="http://logic.ti.com">logic.ti.com</a>                     |
| Power Mgmt                  | <a href="http://power.ti.com">power.ti.com</a>                     |
| Microcontrollers            | <a href="http://microcontroller.ti.com">microcontroller.ti.com</a> |
| RFID                        | <a href="http://www.ti-rfid.com">www.ti-rfid.com</a>               |
| RF/IF and ZigBee® Solutions | <a href="http://www.ti.com/lprf">www.ti.com/lprf</a>               |

### Applications

|                    |  |
|--------------------|--|
| Audio              | <a href="http://www.ti.com/audio">www.ti.com/audio</a>                   |
| Automotive         | <a href="http://www.ti.com/automotive">www.ti.com/automotive</a>         |
| Broadband          | <a href="http://www.ti.com/broadband">www.ti.com/broadband</a>           |
| Digital Control    | <a href="http://www.ti.com/digitalcontrol">www.ti.com/digitalcontrol</a> |
| Medical            | <a href="http://www.ti.com/medical">www.ti.com/medical</a>               |
| Military           | <a href="http://www.ti.com/military">www.ti.com/military</a>             |
| Optical Networking | <a href="http://www.ti.com/opticalnetwork">www.ti.com/opticalnetwork</a> |
| Security           | <a href="http://www.ti.com/security">www.ti.com/security</a>             |
| Telephony          | <a href="http://www.ti.com/telephony">www.ti.com/telephony</a>           |
| Video & Imaging    | <a href="http://www.ti.com/video">www.ti.com/video</a>                   |
| Wireless           | <a href="http://www.ti.com/wireless">www.ti.com/wireless</a>             |

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2008, Texas Instruments Incorporated